okDatasheet.com

Chemin:OKDatasheet > Fiche de Semi-conducteurs > Fairchild Datasheet > DM74S112N

DM74S112N spec: Dual Negative-Edge-Triggered J-K Flip-Flop with Preset Clear and Complementary Outputs

DM74S112N similaires

DM7400CW
- Quad 2-Input NAND Gate
DM7400M
- Quad 2-Input NAND Gate
DM7400N
- Quad 2-Input NAND Gate
DM7402CW
- Quad 2-Input NOR Gate
DM7402N
- Quad 2-Input NOR Gate
DM7403CW
- Quad 2-Input NAND Gates with Open-Collector Output
DM7403N
- Quad 2-Input NAND Gates with Open-Collector Output
DM7404CW
- Hex Inverter

DM74S112N Datasheet et spécifications

Fabricant : Fairchild

Emballage : MDIP

Pins : 16

Température : Min 0 °C | Max 0 °C

Taille : 47 KB

Application : Dual Negative-Edge-Triggered J-K Flip-Flop with Preset Clear and Complementary Outputs

DM74S112N PDF Download