Chemin:OKDatasheet > Fiche de Semi-conducteurs > ON Semiconductor Datasheet > MC100LVEL37DWR2
MC100LVEL37DWR2 spec: Low Voltage 14 Divide by 1/Divide by 2 ECL/PECL Clock Fanout Buffer
MC100LVEL37DWR2 similaires
- MC10E142FNR2
- 9-Bit Shift Register
- MC100E416FNR2
- Quint High Freq Line Receiver
- MC10192L
- Quad Bus Driver
- MC10H158ML1
- Quad 2-Input Multiplexer
- MC100E101FN
- Quad 4-Input OR/NOR Gate
- MC10EL52DR2
- D Flip-Flop w/ Diff Data and Clock
- MC10H124P
- Quad TTL-to-MECL Translator With TTL Strobe Input
- MC10SX1190DTR2
- Fibre Channel Coaxial Cable Driver and Loop Resillency Circuit
MC100LVEL37DWR2 Datasheet et spécifications
Fabricant : ON Semiconductor
Emballage : SOIC
Pins : 20
Température : Min 0 °C | Max 0 °C
Taille : 79 KB
Application : Low Voltage 14 Divide by 1/Divide by 2 ECL/PECL Clock Fanout Buffer
MC100LVEL37DWR2 PDF Download