Chemin:OKDatasheet > Fiche de Semi-conducteurs > QuickLogic Datasheet > QL3025-0PQ208M
QL3025-0PQ208M spec: 25,000 usable PLD gate pASIC3 FPGA combining high performance and high density.
QL3025-0PQ208M similaires
- QL3004-0PF100C
- "4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density."
- QL3004-0PF100I
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PF100M
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL68C
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL68I
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL68M
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL84C
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL84C
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
QL3025-0PQ208M Datasheet et spécifications
Fabricant : QuickLogic
Emballage : PQFP
Pins : 208
Température : Min -55 °C | Max 125 °C
Taille : 262 KB
Application : 25,000 usable PLD gate pASIC3 FPGA combining high performance and high density.
QL3025-0PQ208M PDF Download