Chemin:OKDatasheet > Fiche de Semi-conducteurs > QuickLogic Datasheet > QL3025-2PQ208I
QL3025-2PQ208I spec: 25,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
QL3025-2PQ208I similaires
- QL3004-0PF100C
- "4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density."
- QL3004-0PF100I
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PF100M
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL68C
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL68I
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL68M
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL84C
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
- QL3004-0PL84C
- 4,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
QL3025-2PQ208I Datasheet et spécifications
Fabricant : QuickLogic
Emballage : PQFP
Pins : 208
Température : Min -40 °C | Max 85 °C
Taille : 640 KB
Application : 25,000 usable PLD gate pASIC 3 FPGA combining high performance and high density.
QL3025-2PQ208I PDF Download