Chemin:OKDatasheet > Fiche de Semi-conducteurs > TI Datasheet > CD54HCT112F3A
CD54HCT112F3A spec: HIGH SPEED CMOS LOGIC DUAL J-K FLIP-FLOPS WITH SET AND RESET, NEGATIVE-EDGE TRIGGER
CD54HCT112F3A similaires
- CD54AC00F3A
- QUAD 2-INPUT NAND GATES
- CD54AC02F3A
- QUAD 2-INPUT NOR GATES
- CD54AC04F3A
- HEX INVERTERS
- CD54AC05F3A
- HEX INVERTERS WITH OPEN-DRAIN OUTPUTS
- CD54AC08F3A
- QUAD 2-INPUT AND GATES
- CD54AC109F3A
- DUAL POSITIVE-EDGE TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
- CD54AC109F3A
- DUAL POSITIVE-EDGE TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
- CD54AC112F3A
- DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
CD54HCT112F3A Datasheet et spécifications
Fabricant : TI
Emballage :
Pins : 16
Température : Min -55 °C | Max 125 °C
Taille : 60 KB
Application : HIGH SPEED CMOS LOGIC DUAL J-K FLIP-FLOPS WITH SET AND RESET, NEGATIVE-EDGE TRIGGER
CD54HCT112F3A PDF Download
