Chemin:OKDatasheet > Fiche de Semi-conducteurs > TI Datasheet > CD74AC112E
CD74AC112E spec: DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
CD74AC112E similaires
- CD74AC00E
- QUAD 2-INPUT NAND GATES
- CD74AC00M
- QUAD 2-INPUT NAND GATES
- CD74AC00M96
- QUAD 2-INPUT NAND GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02E
- QUAD 2-INPUT NOR GATES
- CD74AC02M
- QUAD 2-INPUT NOR GATES
- CD74AC02M96
- QUAD 2-INPUT NOR GATES
CD74AC112E Datasheet et spécifications
Fabricant : TI
Emballage :
Pins : 16
Température : Min -40 °C | Max 85 °C
Taille : 248 KB
Application : DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
CD74AC112E PDF Download
