Chemin:OKDatasheet > Fiche de Semi-conducteurs > TI Datasheet > SNJ54S114FK
SNJ54S114FK spec: DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK
SNJ54S114FK similaires
- SNJ5400J
- QUADRUPLE 2-INPUT POSITIVE-NAND GATES
- SNJ5400W
- QUADRUPLE 2-INPUT POSITIVE-NAND GATES
- SNJ5400WA
- QUADRUPLE 2-INPUT POSITIVE-NAND GATES
- SNJ5401J
- QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUT
- SNJ5401W
- QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUT
- SNJ5402J
- QUADRUPLE 2-INPUT POSITIVE-NOR GATES
- SNJ5402J
- QUADRUPLE 2-INPUT POSITIVE-NOR GATES
- SNJ5402W
- QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SNJ54S114FK Datasheet et spécifications
Fabricant : TI
Emballage : FK
Pins : 20
Température : Min -55 °C | Max 125 °C
Taille : 263 KB
Application : DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK
SNJ54S114FK PDF Download
